



FIG. 1



2/10

FIG. 2



Simulation Parameter

TFT W/L=30 μ m/3.5 μ m, C_{DCE_PIXEL} =2.0pF, 2.5pF, 3.0pF (Split)= C_{DP} C_{DCE_COM} =0.01pF C_{ST} =0.02pF C_{LC} =0.3pF R_{LC} =30T

Gate & Data R,C Load=17" With reference to center

FIG. 3A






FIG. 3B




5/10

FIG. 4



6/10


FIG.5



BEST AVAILABLE COPY

7/10

FIG. 6A



8/10

FIG. 6B






FIG. 6C



9/10

FIG. 7A



[illegible]